



A8N_A8Dc AMD/MCP67MV/MCP67D BLOC




Sub block Diagram / BOM option

64




ASUS		Title : BLOCKDIAGRAM	
ASUSTeK COMPUTER INC.		Engineer: Allen_CD Wu	
Size	Project Name		Rev
Custom	A8N_A8Dc		1.0
Date: 10/10/2007		Sheet	1 of 94

www.laptop-schematics.com













www.laptop-schematics.com





www.laptop-schematics.com

ASUS	Title : AMD S1 CPU(t)
ASUSTEK COMPUTERS INC.	Engineer: Allen_CD Wu
Customer: A8N A8Dc	Rev: 1
Doc: 1001-1001-2007	ESch: 3 of 34









ASUS Title : DDR2 SO-DIMM_0
 ASUSTek COMPUTER INC Engineer: Allen_CD Wu
 Size Custom Project Name
 Custom **ABN_A8Dc** Rev
 Date: 11/03/2007 Sheet 7 of 94

www.laptop-schematics.com




0102-07 CHANGE
1213-06 CHANGE

1A +0.9V




For Address/Command close to the area of plane switched




Layout note: Place array cap close to each pullup resistor terminated to +0.9V

ASUS Title :DDR2 TERMINATION
ASUSTeK COMPUTER INC. Engineer: Allen_CD Wu
Size Project Name
Custom A8N A8Dc Rev
Date: 11/01/07 01:2007 Sheet 8 of 94




www.laptop-schematics.com

ASUS		Title : MCP67M-HT-PCIE(I)
ASUS COMPUTER INC.		Engineer: Allen_CD.VU
Sra	Project Name	Rev
Custom	A8N A8dc	1
Date: 12/11/2007	ESch: 10	of 34



www.laptop-schematics.com

ASUS		Title: MCP67-IDE-PC129	
ASUSTEK COMPUTER INC.		Engineer: Allen, CD Wu	
Rev:	Project Name:	AS8 A8DC	Rev:
Quantity:	Date:	1/18/2007	Page:
Scale:	Sheet:	11 of 24	



- USB 0 I/O USB C-port Down
- USB 1 I/O USB C-port Up
- USB 2 Bluetooth
- USB 3 Finger Printer
- USB 4 New Card
- USB 5 I/O USB A-port
- USB 6 Camera
- USB 7 I/O USB B-port
- USB 8 Mini Card 2
- USB 9 I/O 1394

Strapping

HDA_SDOUT	LPC_FRAME	FUNCTION
0	0	LPC BIOS
0	1	PCI BIOS
1	0	SPT BIOS


SPI_DO	SPI_CLK	FUNCTION
0	0	500kHz
0	1	1.8MHz
1	0	2.5MHz
1	1	25MHz


HDA_SYNC STRAP (BUF_SIO_CLK)	
0	14.318MHz
1	24MHz

HDA_RESET#	
0	MII
1	RGMI (default)

SPKR	
0	User mode boot Init table
1	Safe mode boot Init table

ASUS Title: MCP67-SATA,USB,HDA(3)
 ASUSTek COMPUTER INC. Engineer: Allen_CD Wu
 Size: Project Name: Custom: **ASB ASDC** Rev: 1
 Date: 11/01/2007 Sheet: 12 of 34





www.laptop-schematics.com



ASUS		Title : MCP67-GPIO(5)	
ASUSTeK COMPUTER INC		Engineer: Allen_CD Wu	
Size	Project Name	Rev	
Custom	ABN_A8Dc	1	
Date: 11/01/2007	Sheet	14	of 94

Check




Connect SMLINK and SMBUS for SMBus 2.0 compliance.

ICH8-M

ICH8-M



		Title : LEVEL SHIFTER	
ASUSTeK COMPUTER INC		Engineer: Allen_CD Wu	
Size A	Project Name A8N_A8Dc	Rev 1.0	
Date: 星期四, 三月 01, 2007		Sheet 15	of 94



www.laptop-schematics.com

ASUS Title : IT8510/8511(1/2)
 ASUSTek COMPUTER INC Engineer: Allen_CD Wu
 Project Name: ARN ARD
 Date: 2011-07-11 Rev: 1.0
 Size: 30 of 30

signal definition:
 GPJ4:PS_CPPE# (reserve)
 GPJ5:PS_SHDN# (reserve)
 PWR_MON: (NC)

Check Del R @1.1

Check GPIO function!
 FingerPrinter power on/off#

IT8511 built-in level detection
 $t_D = 0.69 \times 10^{-6} \times C_{cd} \text{ (sec)}$
 $= 152 \text{ ns}$

For ExpressCard Debug Card

EXT_SCI#, EXT_SMI#
 Page 147 UK PH to +3VSUS

0112-07 CHANGE

0112-07 CHANGE

0112-07 CHANGE

0112-07 CHANGE

0112-07 CHANGE

0112-07 CHANGE

0112-07 CHANGE

0112-07 CHANGE

0112-07 CHANGE

0112-07 CHANGE

0112-07 CHANGE

0112-07 CHANGE

0112-07 CHANGE

0112-07 CHANGE

0112-07 CHANGE

0112-07 CHANGE

0112-07 CHANGE

0112-07 CHANGE

0112-07 CHANGE

0112-07 CHANGE

0112-07 CHANGE

0112-07 CHANGE

0112-07 CHANGE


0112-07 CHANGE

0112-07 CHANGE


0112-07 CHANGE

0112-07 CHANGE

10:Determined by EC




BADDR[1:0]
No pull up:
 The register pair to access PNPCFG is 002Eh and 002Fh.
Ext 10K up on BADDR0.
 The register pair to access PNPCFG is 004Eh and 004Fh.
Ext 10K up on BADDR1:
 The register pair to access PNPCFG is determined by EC domain registers SWCBALR and SWCBAHR.





PPEN
No pull up:
 Normal
Ext 10K up:
 KBS interface pins are switched to parallel port interface for in-system programming.


SHBM
No pull up:
 disable shared memory with host BIOS
Ext 10K up:
 enable shared memory with host BIOS



Touch Pad




ASUS		Title : IT8510/8511(2/2)
ASUSTeK COMPUTER INC		Engineer: Allen_CD Wu
Size	Project Name	
Custom	A8N A8Dc	
Date: 01/01/2007	Sheet 31	of 94
		Rev 1.0



www.laptop-schematics.com


ASUS		Title : GPHY RTL8211B	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	A8N A8dc	2.0	
Date	11/01/2007	Sheet	33 of 94

LAN PORT




www.laptop-schematics.com

ASUS		Title : RJ11+45, MDC	
ASUSTEK COMPUTER INC		Engineer: Allen_CD Wu	
Size	Project Name	Rev	
B	A8N_A8Dc	1.0	
Date: #B000-11-01-2007	Sheet	34	of 84




ASUS		Title : CODEC-ALC660	
ASUSTek COMPUTER INC		Engineer: Allen_CD Wu	
Size	Project Name	Rev	
Custom	A8N_A8Dc	1.0	
Date: 2007-01-01, 2007	Sheet: 36	of	94



		Title : AUDIO-MIC
ASUSTeK COMPUTER INC		Engineer: Allen_CD Wu
Size Custom	Project Name A8N_A8Dc	Rev 1.0
Date: 星期三, 三月 01, 2007		Sheet 37 of 94


www.laptop-schematics.com



www.laptop-schematics.com


ASUS Title : AUDIO-OP
 ASUSTek COMPUTER INC Engineer: Allen_CD Wu
 Size Project Name
 B ABN_A8Dc Rev 1.0
 Date: # B10 - # 01 2007 Sheet 38 of 84

Check Circuit for R5C832 and R5C833





+3VS -> CB_GBRST#
1ms < T < 100ms

ASUS		Title : RICOH R5C832/PCI B	
ASUSTeK COMPUTER INC		Engineer: Allen_CD Wu	
Size	Project Name		Rev
Custom	A8N A8Dc		1.0
Date: 星期日 06/20/2007	Sheet 40 of 94		




- MDIO02--> xDCE#
 - MDIO05--> SD Power Control 1 / xDWP
 - MDIO06--> xD/MS/SD LED Control
 - MDIO14--> xD Data
 - MDIO15--> xD Data
 - MDIO16--> xD Data
 - MDIO17--> xD Data
 - MDIO18--> xD CLE
 - MDIO19--> xD ALE
-
- MDIO01--> MS Card Detect
 - MDIO03--> SD Write Protect
 - MDIO04--> SD Card Power0 Control/
MS Power Control
 - MDIO07--> SD External Clock/
MS External Clock
 - MDIO08--> SD Command/MS Bus State
 - MDIO09--> SD Clock/MS Clock
 - MDIO10--> SD Data 0/MS Data 0
 - MDIO11--> SD Data 1/MS Data 1
 - MDIO12--> SD Data 2/MS Data 2
 - MDIO13--> SD Data 3/MS Data 3

		Title : RICOH R5C832/PCI A	
		Engineer: Allen_CD Wu	
Size	Project Name		Rev
Custom	A8N_A8Dc		1.0
Date: 星期日 05.2007		Sheet: 41	of 94




Solve MS Duo Adaptor short issue.




MDIO00-->	SD Card Detect
MDIO01-->	MS Card Detect
MDIO03-->	SD Write Protect
MDIO04-->	SD Card Power0 Control/MS Power Control
MDIO08-->	SD Command/MS Bus State
MDIO09-->	SD Clock/MS Clock
MDIO10-->	SD Data 0/MS Data 0
MDIO11-->	SD Data 1/MS Data 1
MDIO12-->	SD Data 2/MS Data 2
MDIO13-->	SD Data 3/MS Data 3

Check other p/n!!





MDIO02-->	xDCE#
MDIO05-->	SD Power Control 1 / xDWP
MDIO06-->	xD/MS/SD LED Control
MDIO14-->	xD Data
MDIO15-->	xD Data
MDIO16-->	xD Data
MDIO17-->	xD Data
MDIO18-->	xD CLE
MDIO19-->	xD ALE

ASUS Title : CardReader
 ASUSTek COMPUTER INC Engineer: Allen_CD Wu
 Size Project Name Rev
 Custom A8N A8Dc 1.0
 Date: 2007.01.01.2007 Sheet 42 of 94







www.laptop-schematics.com


Check stub




+3VS 3,7,8,10,11,12,13,14,15,30,36,38,40,41,42,43,46,47,49,50,51,53,55,57,62,68,70,80,82,81,82
+3VSUS 3,10,11,12,13,14,30,33,43,53,57,81,82
+12VS 88,87,70,91






ASUS Title : LVDS & Inverter
ASUSTeK COMPUTER INC Engineer: Alien_CD Wu
Size Custom Project Name A8N_A8Dc Rev 1.0
Date: 01/01/2007 Sheet 45 of 94



www.laptop-schematics.com




ASUS		Title : DVI	
ASUSTeK COMPUTER INC		Engineer: Allen_CD Wu	
Size	Project Name	Rev	
B	A8N_A8Dc	1.0	
Date: 11/01/2007	Sheet 47		of 94





ASUS		Title : TV	
ASUSTeK COMPUTER INC		Engineer: Allen_CD Wu	
Size A	Project Name A8N_A8Dc	Rev 1.0	
Date: 星期四, 三月 01, 2007		Sheet 49 of 94	

FAN & THERMAL CONTROLLER




ASUS		Title : FAN & THERMAL	
ASUSTek COMPUTER INC		Engineer: Allen_CD Wu	
Size	Project Name		Rev
B	A8N_A8Dc		1.0
Date: 11/01/2007	Sheet 50	of 94	


www.laptop-schematics.com



SATA HDD CON




PATA CD-ROM CON





- +3VS ○ → +3VS 3,7,8,10,11,12,13,14,15,30,36,38,40,41,42,43,45,46,47,49,50,53,55,57,62,68,70,80,82,91,92
- +5VS ○ → +5VS 15,31,36,38,46,47,50,56,57,68,80,91
- +5V ○ → +5V 3,8,43,52,57,68,70,91

ASUS		Title : HDD & ODD	
ASUSTeK COMPUTER INC		Engineer: Allen_CD Wu	
Size	Project Name		Rev
B	A8N_A8Dc		1.0
Date: 11/01/2007		Sheet	91 of 94




SUB-PCB: USB/1394/MIC/EARPHONE



ASUS		Title : USB/SUB PCB	
ASUSTEK COMPUTER INC		Engineer: Allen_CD Wu	
Size	Project Name	Rev	
Custom	A8N A8Dc	1.0	
Date: 08/01/2007		Sheet 62	of 84





www.laptop-schematics.com



www.laptop-schematics.com

ASUS Title : **MINI CARD**
 ASUSTek COMPUTER INC Engineer: **Allen_CD Wu**
 Size Project Name
A8N A8Dc Rev 1.0
 Date: 06/06/2007 Sheet 59 of 94







Super I/O




Transceiver Control Truth Table

Mode 0	Mode 1	FIR_SEL	RX Function	TX Function
1	0	X	Shutdown	Shutdown
0	0	0	SIR	Full Distance Power
0	1	0	SIR	2/3 Distance Power
1	1	0	SIR	1/3 Distance Power
0	0	1	MIR/FIR	Full Distance Power
0	1	1	MIR/FIR	2/3 Distance Power
1	1	1	MIR/FIR	1/3 Distance Power

ASUS Title : IrDA
 ASUS[®]TEK COMPUTER INC Engineer: Allen_CD Wu
 Size B Project Name A8N_A8Dc Rev 1.0
 Date: 11/01/2007 Sheet 55 of 94




+3VS	+3VS	3,7,8,10,11,12,13,14,15,30,36,38,40,41,42,43,45,46,47,49,50,51,53,55,57,62,68,70,80,82,91,92
+5V	+5V	3,8,43,52,57,68,70,91
+9VS	+9VS	15,31,36,38,40,47,50,51,57,68,80,91
+12VS	+12VS	38,45,57,70,91




ASUS Title : LED/Instant key
 ASUSTeK COMPUTER INC Engineer: Allen_CD Wu
 Size: Project Name: Custom A8N A8Dc Rev: 1.6
 Date: 11/01/2007 Sheet: 56 of 84

Discharge Circuit





ASUS		Title : Discharge	
ASUSTeK COMPUTER INC		Engineer: Allen_CD Wu	
Size	Project Name	Rev	
B	ASN_A8Dc	1.0	
Date: # 2013-11-01, 2007	Sheet	57	of 94

www.laptop-schematics.com




DC IN



Battery Connector


ASUS		Title : DC IN / BAT	
ASUSTeK COMPUTER INC		Engineer: Allen_CD Wu	
Size A	Project Name A8N_A8Dc		Rev 1.0
Date: 星期四, 三月 01, 2007		Sheet	60 of 94



Bluetooth Module CON

		Title : BT/CAMERA	
ASUSTeK COMPUTER INC		Engineer: Allen_CD Wu	
Size	Project Name	Rev	
A	A8N_A8Dc	1.0	
Date: 星期四, 三月 01, 2007		Sheet	61 of 94

TPM 1.2 Module



		Title :TPM	
ASUSTeK COMPUTER INC		Engineer: Allen_CD Wu	
Size A	Project Name A8N_A8Dc	Rev 1.0	
Date: 星期四, 三月 01, 2007		Sheet 62 of 94	

PCI Device	IDSEL#	REQ/GNT#	Interrupts
CARDBUS	AD22 <small>CHANGE 2215-06</small>	1	Y, Z

BOM option

nGM:yellow
nPM:light red
=====
nGM :no stuff for A8N
nPM :no stuff for A8Dc
nGM1:no stuff for A8N, A8N/SR mount for debugging A8S in advance
3G :for Windigo, SR mount for debugging
SR :for SR debugging, should be removed or no stuff @ ER

SM-Bus Device	SM-Bus Address
SO-DIMM 0 (low)	
SPD	A0
SO-DIMM 1(high)	
SPD	A4
G781-1	9A
G781(VGA board)	98


Support ID2:

Support ID2:
page 68, Finger print
page 55, IR
Page 56, pwr switch and LED


CHANGE 0102-07

Thermal Sensor (CPU)

SM-Bus Mapping 1001100





Thermal block diagram




ASUS		Title :	
ASUSTEK COMPUTER INC		Engineer: Allen_CD Wu	
Size	Project Name		Rev
B	A8N_A8Dc		1.0
Date: 11/01/2007		Sheet 64	of 94

www.laptop-schematics.com





www.laptop-schematics.com


File	<Title>
Sheet	1 of 1
Created	2018-08-08 10:00:00
Modified	2018-08-08 10:00:00
Author	...
...	...



		Title :SUB PCB	
ASUSTeK COMPUTER INC		Engineer: Allen_CD Wu	
Size A4	Project Name A8N_A8Dc		Rev 1.0
Date: 星期三, 三月 01, 2007		Sheet 67 of 94	



		Title : CAMERA/FingerPrinter	
ASUSTeK COMPUTER INC		Engineer: Allen_CD Wu	
Size	Project Name	Rev	
A	A8N_A8Dc	1.0	
Date: 星期四, 三月 01, 2007		Sheet	60 of 94



www.laptop-schematics.com

Change Note:

EE :


1. Reference name without 0 tail
2. Synchronize component size and type
3. Remove 0 ohm serial resistor
- 4.
- 5.
- 6.
- 7.
- 8.


Layout :

1. PCI MOAT
2. Equalize Crystal and PCI Clock Length
3. VGA Board
4. PCI-E Thread






SMT :

- 1.

		Title : <u>History</u>	
ASUSTeK COMPUTER INC		Engineer: <u>Allen_CD Wu</u>	
Size	Project Name		Rev
Custom	A8N A8Dc		1.0
Date: <u>4/30/07</u> 11:01:2007		Sheet	79 of 84




		Title : POWER_VCORE	
		Engineer: Louis Lin	
Size Custom	Project Name A8ND	Date: 05/01/2007	Rev 1.1
		Sheet 80 of 94	



<Variant Name>


ASUS Title: POWER_SYSTEM	
ASUSTeK COMPUTER INC. NB	Engineer: Louis Lin.
Size	Project Name
Custom	A8ND
Date: 2007-01-01	Sheet: 81 of 94
Rev: 1.1	

www.laptop-schematics.com



www.laptop-schematics.com

ASUS Title :POWER_I/O_1.5VS & 1.2VS
 ASUSTeK COMPUTER INC. NB Engineer: Louis Lin.
 Size Custom Project Name A8ND Rev 1.1
 Date: 11/11/07 01:20:07 Sheet 62 of 94




<Variant Name>


ASUS		Title : POWER_IO_DDR & VTT
ASUS T&K COMPUTER INC. NB		Engineer: Louis Lin.
Size	Project Name	Rev
Custom	A8ND	1.1
Date: 3/30/11 11:01:2007	Sheet	83 of 94

www.laptop-schematics.com

+1.2VSUS



+2.5VS




<Variant Name>

		Title : POWER_IQ_+1.2VSUS & +2.5V	
Engineer: Louis Lin.			
Size	Project Name	Rev	
Custom	A8ND	1.1	
Date: 08/08/2007 01:00:00	Sheet 84	of 84	

www.laptop-schematics.com


PIC only



<Variant Name>

		Title : POWER_SHUTDOWN#
Engineer: <i>Louis Lin.</i>		
Size	Project Name	Rev
Custom	A8ND	1.1
Date: 11/01/2007	Sheet: 87	of 94


POWER PATH & BAT_LEARN




● AC_IN Threshold: 2.649Vmax AD_DOCK_IN
 > 17.4W active
 Adapter In(max) = (0.075V/RsenseADin)*(VCL5.VREF)
 VCL5=5.541V
 => In(max)=4.5A
 => Constant Power = 19.4.4.5 = 85.5W
 => RBS0=20K,R8819=30K
 Charge Current Idly = (0.075V/RsenseCHG)*(VCTL0.6V)
 RsenseCHG=0.025 Ohm
 VCTL0.6V => Idly=2.5A
 VCTL=1.68V => Idly=1.4A
 Mode pin : Vmode > 2.8V (tie to LDO pin) => 4 Cells
 VCTL0.6V => 2.5V mode > 1.6V (Booster) => 3 Cells
 0.8 < Vmode (pin to GND) => Learning mode
 VCTL=0.6V or DCIN = 7V => Charger Disable
 Precharge current=150mA

ASUS		Title :POWER CHARGER
ASUSTEK COMPUTERS INC. NE		Engineer: LOUIS LIA
Sra	Project Name	Rev
A8ND		1.1
DATE: 08/31/2007	ESK	88 of 84


BATTERY IN DETECT



ADAPTER IN DETECT




+2.5VREF




<Variant Name>

		Title :POWER_DETECT
ASUSTeK COMPUTER INC. NB		Engineer: <i>Louis Lin.</i>
Size Custom	Project Name A8ND	Rev 1.1
Date: 2007.01.01	Sheet: 90	of 94




SUSB#_PWR POWER



SUSC#_PWR POWER

<Variant Name>
ASUS Title : POWER_LOAD_SWITCH
 ASUSTeK COMPUTER INC. NB Engineer: Louis_Lin
 Size Custom Project Name A8ND Rev
 Date: 11/01/2007 Sheet 81 of 94

POWER GOOD DETECTOR




<Variant Name>

ASUS		Title :POWER_PROTECT	
ASUSTeK COMPUTER INC. NB		Engineer: <i>Louis Lin</i>	
Size	Project Name		Rev
Custom	A8ND		1.1
Date: 2007.01.01	Sheet	62	of 94


AC_BAT_SYS	AC_BAT_SYS	45,70,80,81,82,83,87,88
BAT	BAT	88
BAT_CON	BAT_CON	60,88
+2.5VREF	+2.5VREF	84,87,88,90
+3VA	+3VA	13,14,30,57,81,82
+5VAD	+5VAD	81,84,90
+5VO	+5VO	81,82,83,84,88,90,91
+5VSUS	+5VSUS	56,81,87
+5V	+5V	3,8,43,52,57,68,70,91
+5VS	+5VS	15,31,36,38,46,47,50,51,56,57,68,80,91
+3VO	+3VO	81,82,84,91,92
+3VSUS	+3VSUS	3,10,11,12,13,14,30,33,43,53,57,81,82
+3V	+3V	34,43,45,53,56,57,61,62,84,91
+3VS	+3VS	3,7,8,10,11,12,13,14,15,30,36,38,40,41,42,43,45,46,47,49,50,51,53,55,57,62,68,70,80,82,91,92
+12VSUS	+12VSUS	81,91
+12V	+12V	38,42,52,57,84,91
+12VS	+12VS	38,45,57,70,91
+1.8VO	+1.8VO	70,83,91
+1.8V	+1.8V	3,5,7,8,9,57,83
+1.8VS	+1.8VS	3,11,57,91
+0.9VS	+0.9VS	91
+0.9VO	+0.9VO	83,91
+1.5VO	+1.5VO	82
+1.5VS	+1.5VS	43,53,57,70,82
+2.5VO	+2.5VO	84
+2.5VS	+2.5VS	3,57,70,84
+VDDRE	+VDDRE	5,80
+1.25VS	+1.25VS	
+1.2VSUS	+1.2VSUS	11,13,84
+1.2VS	+1.2VS	10,12,13,57,82
+1.2VO	+1.2VO	82,91

FOR POWER TEST



<Variant Name>

		Title : POWER_SIGNAL
Engineer: Louis Lin.		
Size	Project Name	Rev
Custom	A8ND	1.1
Date: 11/01/2007	Sheet	89 of 94



www.laptop-schematics.com

ASUS		Title: POWER FLOWCHART	
ASUSTEK COMPUTER INC. NB		Engineer: Louis_Lin	
Size	Project Name	Rev	
Control	A8ND	1.1	
Date: 2011-12-01-2007	Sheet	01	of 04